� ��J�8FL(bF #,Libre Computer Board ALL-H3-CC H2+42libretech,all-h3-cc-h2-plusallwinner,sun8i-h2-pluschosen =Dserial0:115200n8framebuffer-hdmi02allwinner,simple-framebuffersimple-framebufferPmixer0-lcd0-hdmicfo jdisabledframebuffer-tve02allwinner,simple-framebuffersimple-framebufferPmixer1-lcd1-tvecg jdisabledclocks =osc24M_clkq 2fixed-clock~n6�osc24M�osc32k_clkq 2fixed-clock~��osc32k�internal-osc-clkq 2fixed-clock~�$���iosc�display-engine"2allwinner,sun8i-h3-display-engine�jokaysoc 2simple-bus =clock@1000000�ce0�modbus�"q�2allwinner,sun8i-h3-de2-clk�mixer@11000002allwinner,sun8i-h3-de2-mixer-0�c�busmod��ports port@1�endpoint��syscon@1c00000,2allwinner,sun8i-h3-system-controllersyscon���dma-controller@1c020002allwinner,sun8i-h3-dma��  2c� �lcd-controller@1c0c00082allwinner,sun8i-h3-tcon-tvallwinner,sun8i-a83t-tcon-tv��� Vc*f �ahbtcon-ch1�lcdports port@0�endpoint��port@1 �endpoint@1���mmc@1c0f000���"default0�ahb <jokay 2allwinner,sun7i-a20-mmc cGIH�ahbmmcoutputsample: FP mmc@1c10000��"default0 �ahb = jdisabled 2allwinner,sun7i-a20-mmc cJLK�ahbmmcoutputsamplemmc@1c11000��� ahb >jokay 2allwinner,sun7i-a20-mmc cMON�ahbmmcoutputsample"default0 : FYusb@1c190002allwinner,sun8i-h3-musb���c � Ggmcw |usb� jokay�hostphy@1c194002allwinner,sun8i-h3-usb-phy(���,���������phy_ctrlpmu0pmu1pmu2pmu3 cXYZ[$�usb0_phyusb1_phyusb2_phyusb3_phy �,usb0_resetusb1_resetusb2_resetusb3_resetjokay������ usb@1c1a000%2allwinner,sun8i-h3-ehcigeneric-ehci��� Hc!%�jokayusb@1c1a400%2allwinner,sun8i-h3-ohcigeneric-ohci��� Ic!%\�jokayusb@1c1b000%2allwinner,sun8i-h3-ehcigeneric-ehci��� Jc"&�w |usbjokayusb@1c1b400%2allwinner,sun8i-h3-ohcigeneric-ohci��� Kc"&]�w |usbjokayusb@1c1c000%2allwinner,sun8i-h3-ehcigeneric-ehci��� Lc#'�w |usbjokayusb@1c1c400%2allwinner,sun8i-h3-ohcigeneric-ohci��� Mc#'^�w |usbjokayusb@1c1d000%2allwinner,sun8i-h3-ehcigeneric-ehci��� Nc$(�w |usbjokayusb@1c1d400%2allwinner,sun8i-h3-ohcigeneric-ohci��� Oc$(_�w |usbjokayclock@1c20000��c �hoscloscq�2allwinner,sun8i-h3-ccu�pinctrl@1c20800�� c6�apbhosclosc�� 2allwinner,sun8i-h3-pinctrl� emac0B0PD0PD1PD2PD3PD4PD5PD7PD8PD9PD10PD12PD13PD15PD16PD175emac>(i2c0 0PA11PA125i2c0�i2c1 0PA18PA195i2c1�i2c2 0PE12PE135i2c2�mmc00PF0PF1PF2PF3PF4PF55mmc0>M�mmc10PG0PG1PG2PG3PG4PG55mmc1>M� mmc2_8bit30PC5PC6PC8PC9PC10PC11PC12PC13PC14PC15PC165mmc2>M� spdif0PA175spdifspi00PC0PC1PC2PC35spi0�spi10PA15PA16PA14PA135spi1�uart00PA4PA55uart0�uart10PG6PG75uart1uart1_rts_cts0PG8PG95uart1uart20PA0PA15uart2uart3 0PA13PA145uart3uart3_rts_cts 0PA15PA165uart3timer@1c20c002allwinner,sun4i-a10-timer�� �cethernet@1c300002allwinner,sun8i-h3-emacZ�� Rgmacirq�  stmmacethc �stmmacethjokayalmiiumdio 2snps,dwmac-mdio�mdio-mux2allwinner,sun8i-h3-mdio-mux �mdio@1!2allwinner,sun8i-h3-mdio-internal� ethernet-phy@12ethernet-phy-ieee802.3-c22�cC�'�mdio@2� spi@1c680002allwinner,sun8i-h3-spi�ƀ AcR�ahbmod��rxtx"default0� jdisabled spi@1c690002allwinner,sun8i-h3-spi�Ɛ BcS�ahbmod��rxtx"default0� jdisabled watchdog@1c20ca02allwinner,sun6i-a31-wdt�� �  spdif@1c21000�2allwinner,sun8i-h3-spdif��  c5W�) �apbspdif��tx jdisabledpwm@1c214002allwinner,sun8i-h3-pwm��c� jdisabledi2s@1c22000�2allwinner,sun8i-h3-i2s��   c8T�apbmod��+�rxtx jdisabledi2s@1c22400�2allwinner,sun8i-h3-i2s��$ c9U�apbmod��,�rxtx jdisabledcodec@1c22c00�2allwinner,sun8i-h3-codec��, c4m �apbcodec�(��rxtx�jokay$�Line OutLINEOUTMIC1MicMicMBIASserial@1c280002snps,dw-apb-uart�€  c>�1��rxtxjokay"default0serial@1c284002snps,dw-apb-uart�„  c?�2��rxtx jdisabledserial@1c288002snps,dw-apb-uart�ˆ  c@�3��rxtx jdisabledserial@1c28c002snps,dw-apb-uart�Œ  cA�4�  �rxtx jdisabledi2c@1c2ac002allwinner,sun6i-a31-i2c�¬ c;�."default0 jdisabled i2c@1c2b0002allwinner,sun6i-a31-i2c�° c<�/"default0 jdisabled i2c@1c2b4002allwinner,sun6i-a31-i2c�´ c=�0"default0 jdisabled interrupt-controller@1c81000 2arm,gic-400 ��� �@ �`    �hdmi@1ee000082allwinner,sun8i-h3-dw-hdmiallwinner,sun8i-a83t-dw-hdmi��  Xc/po�iahbisfrtmds�!ctrlw |hdmi-phyjokayports port@0�endpoint��port@1�endpoint��%hdmi-phy@1ef00002allwinner,sun8i-h3-hdmi-phy��c/p�busmodpll-0� phy��rtc@1f000002allwinner,sun6i-a31-rtc��T()clock@1f014002allwinner,sun8i-h3-r-ccu��c �hoscloscioscpll-periphq�� codec-analog@1f015c0 2allwinner,sun8i-h3-codec-analog����ir@1f020002allwinner,sun5i-a13-irc  �apbir�  %�� @jokay"default0!i2c@1f024002allwinner,sun6i-a31-i2c��$ ,"default0"c �  jdisabled pinctrl@1f02c002allwinner,sun8i-h3-r-pinctrl��, -c �apbhosclosc�� �&ir0PL11 5s_cir_rx�!r-i2c0PL0PL15s_i2c�"system-control@1c00000"2allwinner,sun8i-h3-system-control��0 =sram@1d00000 2mmio-sram��  =�sram-section@072allwinner,sun8i-h3-sram-c1allwinner,sun4i-a10-sram-c1�gpu@1c40000%2allwinner,sun8i-h3-maliarm,mali-400��Tabcdfge#ggpgpmmupp0ppmmu0pp1ppmmu1pmuc1r �buscore�#r)�`opp_table02operating-points-v2>�#opp@648000000I&�� Pހހ� ^��opp@816000000I0�, P����� ^��opp@1008000000I<� PO�O�� ^��cpus cpu@02arm,cortex-a7ocpu�c�cpu{#��$cpu@12arm,cortex-a7ocpu�c�cpu{#�cpu@22arm,cortex-a7ocpu�c�cpu{#�cpu@32arm,cortex-a7ocpu�c�cpu{#�timer2arm,armv7-timer0   aliases�/soc/ethernet@1c30000�/soc/serial@1c28000connector2hdmi-connectorvaportendpoint�%�leds 2gpio-ledspwr_led�librecomputer:green:pwrS& �onstatus_led�librecomputer:blue:statusS gpio_keys 2gpio-keyspower�power�tS&vcc1v22regulator-fixed�vcc1v2�O�O�-?J&Ovcc3v32regulator-fixed�vcc3v3�2Z�2Z�?�'vcc5v02regulator-fixed�vcc5v0�LK@LK@�vcc-dram2regulator-fixed �vcc-dram��`�`-?J& Ovcc-io2regulator-fixed�vcc-io�2Z�2Z�-?'J&� vdd-cpux2regulator-fixed �vdd-cpux�O�O�-?J&O�$ interrupt-parent#address-cells#size-cellsmodelcompatiblerangesstdout-pathallwinner,pipelineclocksstatus#clock-cellsclock-frequencyclock-output-namesphandleclock-accuracyallwinner,pipelinesregclock-namesresets#reset-cellsremote-endpointinterrupts#dma-cellsreset-namespinctrl-namespinctrl-0vmmc-supplybus-widthcd-gpiosnon-removableinterrupt-namesphysphy-namesextcondr_modereg-names#phy-cellsusb0_vbus-supplyusb1_vbus-supplyusb2_vbus-supplyusb3_vbus-supplygpio-controller#gpio-cellsinterrupt-controller#interrupt-cellspinsfunctiondrive-strengthbias-pull-upsysconphy-handlephy-modeallwinner,leds-active-lowmdio-parent-busdmasdma-names#sound-dai-cells#pwm-cellsallwinner,codec-analog-controlsallwinner,audio-routingreg-shiftreg-io-widthassigned-clocksassigned-clock-ratesopp-sharedopp-hzopp-microvoltclock-latency-nsdevice_typeoperating-points-v2#cooling-cellscpu-supplyethernet0serial0labeldefault-statelinux,coderegulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onvin-supplygpioenable-active-high