=8/( /3forlinx,ok3588-cforlinx,fet3588-crockchip,rk3588 +7Forlinx OK3588-C Boardaliases=/pinctrl/gpio@fd8a0000C/pinctrl/gpio@fec20000I/pinctrl/gpio@fec30000O/pinctrl/gpio@fec40000U/pinctrl/gpio@fec50000[/i2c@fd880000`/i2c@fea90000e/i2c@feaa0000j/i2c@feab0000o/i2c@feac0000t/i2c@fead0000y/i2c@fec80000~/i2c@fec90000/i2c@feca0000/serial@fd890000/serial@feb40000/serial@feb50000/serial@feb60000/serial@feb70000/serial@feb80000/serial@feb90000/serial@feba0000/serial@febb0000/serial@febc0000/spi@feb00000/spi@feb10000/spi@feb20000/spi@feb30000/spi@fecb0000/mmc@fe2e0000/ethernet@fe1b0000/ethernet@fe1c0000 /mmc@fe2c0000cpus+cpu-mapcluster0core0core1core2core3cluster1core0core1cluster2core0core1 cpu@0cpuarm,cortex-a55#psci1D K [0,p @@   (cpu@100cpuarm,cortex-a55#psci1D p @@  (cpu@200cpuarm,cortex-a55#psci1D p @@  (cpu@300cpuarm,cortex-a55#psci1D p @@  (cpu@400cpuarm,cortex-a76#psci1D K [0,p @@(cpu@500cpuarm,cortex-a76#psci1D p @@(cpu@600cpuarm,cortex-a76#psci1D K [0,p @@(cpu@700cpuarm,cortex-a76#psci1D p @@( idle-states0pscicpu-sleeparm,idle-state=Nedvx( l2-cache-l0cache@( l2-cache-l1cache@(l2-cache-l2cache@(l2-cache-l3cache@(l2-cache-b0cache@(l2-cache-b1cache@(l2-cache-b2cache@(l2-cache-b3cache@(l3-cachecache0@(display-subsystemrockchip,display-subsystemfirmwareopteelinaro,optee-tz*smcscmi arm,scmi-smc+protocol@14( protocol@16pmu-a55arm,cortex-a55-pmupmu-a76arm,cortex-a76-pmupsci arm,psci-1.0*smcclock-0 fixed-clock)׫splltimerarm,armv8-timerP    %sec-physphysvirthyp-physhyp-virtclock-1 fixed-clockn6xin24mclock-2 fixed-clockxin32ksram@10f000 mmio-sram +sram@0arm,scmi-shmem(gpu@fb000000*rockchip,rk3588-maliarm,mali-valhall-csf K [ D'corecoregroupstacks 0\]^ jobmmugpu3G Uokay\opp-tableoperating-points-v2(opp-300000000h o L L Popp-400000000hׄ o L L Popp-500000000he o L L Popp-600000000h#F o L L Popp-700000000h)' o ` ` Popp-800000000h/ o q q Popp-900000000h5 o 5 5 Popp-1000000000h; o P P Pusb@fc000000rockchip,rk3588-dwc3snps,dwc3@D'ref_clksuspend_clkbus_clk}otg  !usb2-phyusb3-phy utmi_wideGR . Udisabledusb@fc800000"rockchip,rk3588-ehcigeneric-ehciD"#usbGUokayusb@fc840000"rockchip,rk3588-ohcigeneric-ohciD"#usbGUokayusb@fc880000"rockchip,rk3588-ehcigeneric-ehciD$%usbGUokayusb@fc8c0000"rockchip,rk3588-ohcigeneric-ohciD$%usbGUokayusb@fcd00000rockchip,rk3588-dwc3snps,dwc3@(Djihkr&'ref_clksuspend_clkbus_clkutmipipe}host& usb3-phy utmi_wide4 .P Udisablediommu@fc900000 arm,smmu-v3 @qsvoeventqgerrorpriqcmdq-syncj Udisablediommu@fcb00000 arm,smmu-v3 @}{eventqgerrorpriqcmdq-syncj Udisabledsyscon@fd58a000)rockchip,rk3588-pmugrfsysconsimple-mfdX(esyscon@fd58c000rockchip,rk3588-sys-grfsysconX(`syscon@fd5a4000rockchip,rk3588-vop-grfsysconZ@ (asyscon@fd5a6000rockchip,rk3588-vo-grfsysconZ` D(syscon@fd5a8000rockchip,rk3588-vo-grfsysconZD(bsyscon@fd5ac000rockchip,rk3588-usb-grfsysconZ@(syscon@fd5b0000rockchip,rk3588-php-grfsyscon[('syscon@fd5bc000$rockchip,rk3588-pipe-phy-grfsyscon[(syscon@fd5c4000$rockchip,rk3588-pipe-phy-grfsyscon\@(syscon@fd5c8000$rockchip,rk3588-usbdpphy-grfsyscon\@(syscon@fd5d0000.rockchip,rk3588-usb2phy-grfsysconsimple-mfd]@+(usb2phy@0rockchip,rk3588-usb2phyD'phyclk usb480m_phy0mwphyapb Udisabled(otg-port Udisabled( syscon@fd5d8000.rockchip,rk3588-usb2phy-grfsysconsimple-mfd]@+usb2phy@8000rockchip,rk3588-usb2phyD'phyclk usb480m_phy2owphyapbUokay("host-portUokay(#syscon@fd5dc000.rockchip,rk3588-usb2phy-grfsysconsimple-mfd]@+usb2phy@c000rockchip,rk3588-usb2phyD'phyclk usb480m_phy3p wphyapbUokay($host-portUokay(%syscon@fd5e0000$rockchip,rk3588-hdptxphy-grfsyscon^(syscon@fd5f0000rockchip,rk3588-iocsyscon_(sram@fd600000 mmio-sram` `+clock-controller@fd7c0000rockchip,rk3588-cru|K]q@[A.2Fq)׫ׄe/ׄ eZ р '(i2c@fd880000(rockchip,rk3588-i2crockchip,rk3399-i2c=Dts 'i2cpclk(default+Uokayregulator@42rockchip,rk8602Bvdd_cpu_big0_s0dp5J)(regulator-state-memUregulator@43 rockchip,rk8603rockchip,rk8602Cvdd_cpu_big1_s0dp5J)(regulator-state-memUserial@fd890000&rockchip,rk3588-uartsnps,dw-apb-uartKD'baudclkapb_pclkn**stxrx+default} Udisabledpwm@fd8b0000(rockchip,rk3588-pwmrockchip,rk3328-pwmD 'pwmpclk,default Udisabledpwm@fd8b0010(rockchip,rk3588-pwmrockchip,rk3328-pwmD 'pwmpclk-default Udisabledpwm@fd8b0020(rockchip,rk3588-pwmrockchip,rk3328-pwm D 'pwmpclk.defaultUokay(pwm@fd8b0030(rockchip,rk3588-pwmrockchip,rk3328-pwm0D 'pwmpclk/default Udisabledpower-management@fd8d8000&rockchip,rk3588-pmusysconsimple-mfd(cpower-controller!rockchip,rk3588-power-controller+Uokay(power-domain@8+power-domain@9  D!#" 012+power-domain@10 D!#"3power-domain@11 D!#"4power-domain@12 D5678power-domain@13 +power-domain@14(D9power-domain@15 D:power-domain@16D ;<=+power-domain@17 D >?@power-domain@21D ABCDEFGH+power-domain@23DCAIpower-domain@14 D9power-domain@15D:power-domain@22DJpower-domain@24D[Z]KL+power-domain@258DZMpower-domain@268DQNOpower-domain@270DPQRS+power-domain@28 DTUpower-domain@29(DVWpower-domain@30Dz{Xpower-domain@31@DWYZ[\power-domain@33!DWZ[power-domain@34"DWZ[power-domain@37%D2]power-domain@38&D45power-domain@40(^video-codec@fdc70000rockchip,rk3588-av1-vpulvdpuKAC[ׄׄDAC 'aclkhclkG vop@fdd90000rockchip,rk3588-vop BPvopgamma-lut8D]\abcd[7'aclkhclkdclk_vp0dclk_vp1dclk_vp2dclk_vp3pclk_vop_G`abc Udisabledports+(port@0+port@1+port@2+port@3+iommu@fdd97e00,rockchip,rk3588-iommurockchip,rk3568-iommu ~D]\ 'aclkifacejG Udisabled(_i2s@fddc0000rockchip,rk3588-i2s-tdmD'mclk_txmclk_rxhclkKndstxGwtx-m Udisabledi2s@fddf0000rockchip,rk3588-i2s-tdmD445'mclk_txmclk_rxhclkK1ndstxGwtx-m Udisabledi2s@fddfc000rockchip,rk3588-i2s-tdmD00,'mclk_txmclk_rxhclkK-ndsrxGwrx-m Udisabledqos@fdf35000rockchip,rk3588-qossysconP (5qos@fdf35200rockchip,rk3588-qossysconR (6qos@fdf35400rockchip,rk3588-qossysconT (7qos@fdf35600rockchip,rk3588-qossysconV (8qos@fdf36000rockchip,rk3588-qossyscon` (Xqos@fdf39000rockchip,rk3588-qossyscon (]qos@fdf3d800rockchip,rk3588-qossyscon (^qos@fdf3e000rockchip,rk3588-qossyscon (Zqos@fdf3e200rockchip,rk3588-qossyscon (Yqos@fdf3e400rockchip,rk3588-qossyscon ([qos@fdf3e600rockchip,rk3588-qossyscon (\qos@fdf40000rockchip,rk3588-qossyscon (Vqos@fdf40200rockchip,rk3588-qossyscon (Wqos@fdf40400rockchip,rk3588-qossyscon (Pqos@fdf40500rockchip,rk3588-qossyscon (Qqos@fdf40600rockchip,rk3588-qossyscon (Rqos@fdf40800rockchip,rk3588-qossyscon (Sqos@fdf41000rockchip,rk3588-qossyscon (Tqos@fdf41100rockchip,rk3588-qossyscon (Uqos@fdf60000rockchip,rk3588-qossyscon (;qos@fdf60200rockchip,rk3588-qossyscon (<qos@fdf60400rockchip,rk3588-qossyscon (=qos@fdf61000rockchip,rk3588-qossyscon (>qos@fdf61200rockchip,rk3588-qossyscon (?qos@fdf61400rockchip,rk3588-qossyscon (@qos@fdf62000rockchip,rk3588-qossyscon (9qos@fdf63000rockchip,rk3588-qossyscon0 (:qos@fdf64000rockchip,rk3588-qossyscon@ (Iqos@fdf66000rockchip,rk3588-qossyscon` (Aqos@fdf66200rockchip,rk3588-qossysconb (Bqos@fdf66400rockchip,rk3588-qossyscond (Cqos@fdf66600rockchip,rk3588-qossysconf (Dqos@fdf66800rockchip,rk3588-qossysconh (Eqos@fdf66a00rockchip,rk3588-qossysconj (Fqos@fdf66c00rockchip,rk3588-qossysconl (Gqos@fdf66e00rockchip,rk3588-qossysconn (Hqos@fdf67000rockchip,rk3588-qossysconp (Jqos@fdf67200rockchip,rk3588-qossysconr qos@fdf70000rockchip,rk3588-qossyscon (3qos@fdf71000rockchip,rk3588-qossyscon (4qos@fdf72000rockchip,rk3588-qossyscon (0qos@fdf72200rockchip,rk3588-qossyscon" (1qos@fdf72400rockchip,rk3588-qossyscon$ (2qos@fdf80000rockchip,rk3588-qossyscon (Mqos@fdf81000rockchip,rk3588-qossyscon (Nqos@fdf81200rockchip,rk3588-qossyscon (Oqos@fdf82000rockchip,rk3588-qossyscon (Kqos@fdf82200rockchip,rk3588-qossyscon" (Ldfi@fe060000rockchip,rk3588-dfi@&0:epcie@fe180000*rockchip,rk3588-pcierockchip,rk3568-pcie"0?0DCH>MR)'aclk_mstaclk_slvaclk_dbipclkauxpipepciPsyspmcmsglegacyerr,=`Pffff^o~0g0& pcie-phyG"T  @ @0 @@dbiapbconfig). wpwrpipe+ Udisabledlegacy-interrupt-controller, (fpcie@fe190000*rockchip,rk3588-pcierockchip,rk3568-pcie"@O0DDI?NSs)'aclk_mstaclk_slvaclk_dbipclkauxpipepciPsyspmcmsglegacyerr,=`Phhhh^o~@g@i pcie-phyG"T  @ @0 A@dbiapbconfig*/ wpwrpipe+Uokaydefaultj kllegacy-interrupt-controller, (hethernet@fe1c0000&rockchip,rk3588-gmacsnps,dwmac-4.20a macirqeth_wake_irq(D67Y^50'stmmacethclk_mac_refpclk_macaclk_macptp_refG!$ wstmmaceth`'mnoUokay"output/p :rgmii-rxiddefaultqrstuCDLmdiosnps,dwmac-mdio+ethernet-phy@24ethernet-phy-id001c.c916ethernet-phy-ieee802.3-c22defaultvUN e w (pstmmac-axi-configw(mrx-queues-config(nqueue0queue1tx-queues-config(oqueue0queue1sata@fe210000'rockchip,rk3588-dwc-ahcisnps,dwc-ahci!(Db_eTo'satapmaliverxoobrefasic+ Udisabledsata-port@0@i sata-phy  sata@fe230000'rockchip,rk3588-dwc-ahcisnps,dwc-ahci#(DdagVq'satapmaliverxoobrefasic+ Udisabledsata-port@0@& sata-phy  spi@fe2b0000 rockchip,sfc+@D/0'clk_sfchclk_sfc+ Udisabledmmc@fe2c00000rockchip,rk3588-dw-mshcrockchip,rk3288-dw-mshc,@ D  'biuciuciu-driveciu-sample рdefaultxyz{G(Uokay#-? P|Ydls}mmc@fe2d00000rockchip,rk3588-dw-mshcrockchip,rk3288-dw-mshc-@ D'biuciuciu-driveciu-sample  default~G% Udisabledmmc@fe2e0000rockchip,rk3588-dwcmshc.K-., [ n6 (D,*+-.'corebusaxiblocktimer default(wcorebusaxiblocktimerUokay#di2s@fe470000rockchip,rk3588-i2s-tdmGD+/('mclk_txmclk_rxhclkK)-n**stxrxG&*+ wtx-mrx-mdefaultUokay(i2s@fe480000rockchip,rk3588-i2s-tdmHDy}u'mclk_txmclk_rxhclkn**stxrx^_ wtx-mrx-mdefault( Udisabledi2s@fe490000(rockchip,rk3588-i2srockchip,rk3066-i2sID'i2s_clki2s_hclkKnstxrxG&default Udisabledi2s@fe4a0000(rockchip,rk3588-i2srockchip,rk3066-i2sJD%'i2s_clki2s_hclkK"nstxrxG&default Udisabledinterrupt-controller@fe600000 arm,gic-v3 `h a8 ,+(msi-controller@fe640000arm,gic-v3-itsd (gmsi-controller@fe660000arm,gic-v3-itsf (ppi-partitionsinterrupt-partition-0 (interrupt-partition-1  (dma-controller@fea10000arm,pl330arm,primecell@ VW Dn 'apb_pclk 5(*dma-controller@fea30000arm,pl330arm,primecell@ XY Do 'apb_pclk 5(i2c@fea90000(rockchip,rk3588-i2crockchip,rk3399-i2cD{ 'i2cpclk>default+Uokayregulator@42rockchip,rk8602B vdd_npu_s0dp~5J)regulator-state-memUi2c@feaa0000(rockchip,rk3588-i2crockchip,rk3399-i2cD| 'i2cpclk?default+Uokaygpio@23 ti,tca6424# @ P w,default \i2c@feab0000(rockchip,rk3588-i2crockchip,rk3399-i2cD} 'i2cpclk@default+ Udisabledi2c@feac0000(rockchip,rk3588-i2crockchip,rk3399-i2cD~ 'i2cpclkAdefault+ Udisabledi2c@fead0000(rockchip,rk3588-i2crockchip,rk3399-i2cD 'i2cpclkBdefault+Uokayrtc@51 nxp,pcf8563Qtimer@feae0000,rockchip,rk3588-timerrockchip,rk3288-timer !DTW 'pclktimerwatchdog@feaf0000 rockchip,rk3588-wdtsnps,dw-wdtDdc 'tclkpclk;spi@feb00000(rockchip,rk3588-spirockchip,rk3066-spiFD'spiclkapb_pclkn**stxrx g default+ Udisabledspi@feb10000(rockchip,rk3588-spirockchip,rk3066-spiGD'spiclkapb_pclkn**stxrx g default+ Udisabledspi@feb20000(rockchip,rk3588-spirockchip,rk3066-spiHD'spiclkapb_pclknstxrx gdefault+UokayK[ pmic@0rockchip,rk806 nB@ |default              + 8 E @ Pdvs1-null-pins Qgpio_pwrctrl1 Vpin_fun0(dvs2-null-pins Qgpio_pwrctrl2 Vpin_fun0(dvs3-null-pins Qgpio_pwrctrl3 Vpin_fun0(regulatorsdcdc-reg1dp~50 vdd_gpu_s0 _(regulator-state-memUdcdc-reg2dp~50vdd_cpu_lit_s0( regulator-state-memUdcdc-reg3 L q50 vdd_log_s0regulator-state-memU { qdcdc-reg4dp~50 vdd_vdenc_s0regulator-state-memUdcdc-reg5 L 50 vdd_ddr_s0regulator-state-memU { Pdcdc-reg6 vdd2_ddr_s3regulator-state-mem dcdc-reg750vdd_2v0_pldo_s3(regulator-state-mem  {dcdc-reg82Z2Z vcc_3v3_s3regulator-state-mem  {2Zdcdc-reg9 vddq_ddr_s0regulator-state-memUdcdc-reg10w@w@ vcc_1v8_s3regulator-state-mem  {w@pldo-reg1w@w@ avcc_1v8_s0(regulator-state-memUpldo-reg2w@w@ vcc_1v8_s0regulator-state-memU {w@pldo-reg3OO avdd_1v2_s0regulator-state-memUpldo-reg42Z2Z50 vcc_3v3_s0regulator-state-memUpldo-reg5w@2Z50 vccio_sd_s0(}regulator-state-memUpldo-reg6w@w@ pldo6_s3regulator-state-mem  {w@nldo-reg1 q q vdd_0v75_s3regulator-state-mem  { qnldo-reg2 P Pvdd_ddr_pll_s0regulator-state-memU { Pnldo-reg3 q q avdd_0v75_s0(regulator-state-memUnldo-reg4 P P vdd_0v85_s0(regulator-state-memUnldo-reg5 q q vdd_0v75_s0regulator-state-memUspi@feb30000(rockchip,rk3588-spirockchip,rk3066-spiID'spiclkapb_pclknstxrx g default+ Udisabledserial@feb40000&rockchip,rk3588-uartsnps,dw-apb-uartLD'baudclkapb_pclkn** stxrxdefault} Udisabledserial@feb50000&rockchip,rk3588-uartsnps,dw-apb-uartMD'baudclkapb_pclkn* * stxrxdefault}Uokayserial@feb60000&rockchip,rk3588-uartsnps,dw-apb-uartND'baudclkapb_pclkn* * stxrxdefault} Udisabledserial@feb70000&rockchip,rk3588-uartsnps,dw-apb-uartOD'baudclkapb_pclkn stxrxdefault} Udisabledserial@feb80000&rockchip,rk3588-uartsnps,dw-apb-uartPD'baudclkapb_pclkn stxrxdefault} Udisabledserial@feb90000&rockchip,rk3588-uartsnps,dw-apb-uartQD'baudclkapb_pclkn stxrxdefault} Udisabledserial@feba0000&rockchip,rk3588-uartsnps,dw-apb-uartRD'baudclkapb_pclknddstxrxdefault} Udisabledserial@febb0000&rockchip,rk3588-uartsnps,dw-apb-uartSD'baudclkapb_pclknd d stxrxdefault} Udisabledserial@febc0000&rockchip,rk3588-uartsnps,dw-apb-uartTD'baudclkapb_pclknd d stxrxdefault} Udisabledpwm@febd0000(rockchip,rk3588-pwmrockchip,rk3328-pwmDLK 'pwmpclkdefault Udisabledpwm@febd0010(rockchip,rk3588-pwmrockchip,rk3328-pwmDLK 'pwmpclkdefault Udisabledpwm@febd0020(rockchip,rk3588-pwmrockchip,rk3328-pwm DLK 'pwmpclkdefault Udisabledpwm@febd0030(rockchip,rk3588-pwmrockchip,rk3328-pwm0DLK 'pwmpclkdefault Udisabledpwm@febe0000(rockchip,rk3588-pwmrockchip,rk3328-pwmDON 'pwmpclkdefault Udisabledpwm@febe0010(rockchip,rk3588-pwmrockchip,rk3328-pwmDON 'pwmpclkdefault Udisabledpwm@febe0020(rockchip,rk3588-pwmrockchip,rk3328-pwm DON 'pwmpclkdefault Udisabledpwm@febe0030(rockchip,rk3588-pwmrockchip,rk3328-pwm0DON 'pwmpclkdefault Udisabledpwm@febf0000(rockchip,rk3588-pwmrockchip,rk3328-pwmDRQ 'pwmpclkdefault Udisabledpwm@febf0010(rockchip,rk3588-pwmrockchip,rk3328-pwmDRQ 'pwmpclkdefault Udisabledpwm@febf0020(rockchip,rk3588-pwmrockchip,rk3328-pwm DRQ 'pwmpclkdefault Udisabledpwm@febf0030(rockchip,rk3588-pwmrockchip,rk3328-pwm0DRQ 'pwmpclkdefault Udisabledtsadc@fec00000rockchip,rk3588-tsadcD'tsadcapb_pclkK[VWwtsadc-apbtsadc     gpiootpout Uokayadc@fec10000rockchip,rk3588-saradc D'saradcapb_pclkU wsaradc-apbUokay *(i2c@fec80000(rockchip,rk3588-i2crockchip,rk3399-i2cD 'i2cpclkCdefault+ Udisabledi2c@fec90000(rockchip,rk3588-i2crockchip,rk3399-i2cD 'i2cpclkDdefault+Uokayaudio-codec@1anuvoton,nau8822D1'mclkK1[( i2c@feca0000(rockchip,rk3588-i2crockchip,rk3399-i2cD 'i2cpclkEdefault+ Udisabledspi@fecb0000(rockchip,rk3588-spirockchip,rk3066-spiJD'spiclkapb_pclknd dstxrx g default+ Udisabledefuse@fecc0000rockchip,rk3588-otp D'otpapb_pclkphyarb wotpapbarb+cpu-code@2id@7cpu-leakage@17cpu-leakage@18cpu-leakage@19log-leakage@1agpu-leakage@1bcpu-version@1c 6npu-leakage@28(codec-leakage@29)dma-controller@fed10000arm,pl330arm,primecell@ Z[ Dp 'apb_pclk 5(dphy@fed60000rockchip,rk3588-hdptx-phy DT'refapb8#cde!""wphyapbinitcmnlaneroplllcpll Udisabledphy@fed80000rockchip,rk3588-usbdp-phyDlV'refclkimmortalpclkutmi(   winitcmnlanepcs_apbpma_apb ; N _ u Udisabled(!phy@fee00000rockchip,rk3588-naneng-combphyDvW 'refapbpipeK[<Cwphyapb ' Uokay(iphy@fee20000rockchip,rk3588-naneng-combphyDxW 'refapbpipeK[>Ewphyapb ' Uokay(&sram@ff001000 mmio-sram +pinctrlrockchip,rk3588-pinctrl +(gpio@fd8a0000rockchip,gpio-bankDqr @  P,(|gpio@fec20000rockchip,gpio-bankDst @  P,(wgpio@fec30000rockchip,gpio-bankDuv @ @  P,gpio@fec40000rockchip,gpio-bankDwx @ `  P,(kgpio@fec50000rockchip,gpio-bankDyz @  P,(pcfg-pull-up (pcfg-pull-down (pcfg-pull-none (pcfg-pull-none-drv-level-2  (pcfg-pull-up-drv-level-1  (pcfg-pull-up-drv-level-2  (pcfg-pull-none-smt  (auddsmbt1120can0can1can2cifclk32kcpuddrphych0ddrphych1ddrphych2ddrphych3dp0dp1emmcemmc-rstnout (emmc-bus8 (emmc-clk (emmc-cmd (emmc-data-strobe (eth1fspigmac1gmac1-miim (qgmac1-rx-bus20  (sgmac1-tx-bus20    (rgmac1-rgmii-clk (tgmac1-rgmii-bus@ (ugpuhdmii2c0i2c0m2-xfer ((i2c1i2c1m2-xfer   (i2c2i2c2m0-xfer   (i2c3i2c3m0-xfer   (i2c4i2c4m0-xfer   (i2c5i2c5m2-xfer   (i2c6i2c6m0-xfer   (i2c7i2c7m0-xfer   (i2c8i2c8m0-xfer   (i2s0i2s0-lrck (i2s0-mclk (i2s0-sclk (i2s0-sdi0 (i2s0-sdo0 (i2s1i2s1m0-lrck (i2s1m0-sclk (i2s1m0-sdi0 (i2s1m0-sdi1 (i2s1m0-sdi2 (i2s1m0-sdi3 (i2s1m0-sdo0  (i2s1m0-sdo1  (i2s1m0-sdo2  (i2s1m0-sdo3  (i2s2i2s2m1-lrck (i2s2m1-sclk  (i2s2m1-sdi  (i2s2m1-sdo  (i2s3i2s3-lrck (i2s3-sclk (i2s3-sdi (i2s3-sdo (jtaglitcpumcumipinpupcie20x1pcie30phypcie30x1pcie30x2pcie30x4pdm0pdm1pmicpmic-pinsp (pmupwm0pwm0m0-pins (,pwm1pwm1m0-pins (-pwm2pwm2m0-pins (.pwm3pwm3m0-pins (/pwm4pwm4m0-pins  (pwm5pwm5m0-pins  (pwm6pwm6m0-pins  (pwm7pwm7m0-pins  (pwm8pwm8m0-pins  (pwm9pwm9m0-pins  (pwm10pwm10m0-pins  (pwm11pwm11m0-pins  (pwm12pwm12m0-pins  (pwm13pwm13m0-pins  (pwm14pwm14m0-pins  (pwm15pwm15m0-pins  (refclksatasata0sata1sata2sdiosdiom1-pins` (~sdmmcsdmmc-bus4@ ({sdmmc-clk (xsdmmc-cmd (ysdmmc-det (zspdif0spdif1spi0spi0m0-pins0 (spi0m0-cs0 (spi0m0-cs1 (spi1spi1m1-pins0 (spi1m1-cs0 (spi1m1-cs1 (spi2spi2m2-pins0  (spi2m2-cs0  (spi3spi3m1-pins0  (spi3m1-cs0 (spi3m1-cs1 (spi4spi4m0-pins0 (spi4m0-cs0 (spi4m0-cs1 (tsadctsadc-shut (uart0uart0m1-xfer  (+uart1uart1m1-xfer   (uart2uart2m0-xfer  (uart3uart3m1-xfer   (uart4uart4m1-xfer   (uart5uart5m1-xfer   (uart6uart6m1-xfer   (uart7uart7m1-xfer   (uart8uart8m1-xfer   (uart9uart9m1-xfer   (vopbt656gpio-functsadc-gpio-func (eth0gmac0gmac0-miim (gmac0-rx-bus20 (gmac0-tx-bus20 (gmac0-rgmii-clk  (gmac0-rgmii-bus@   (ledsled-rgb-b (pcie2pcie2-0-rst (pcie2-2-rst (jpcie3pcie3-rst (rtl8211frtl8211f-0-rst (rtl8211f-1-rst  (vsoundhp-detect  (tca6424atca6424a-int (usb@fc400000rockchip,rk3588-dwc3snps,dwc3@@D'ref_clksuspend_clkbus_clk}otg usb2-phyusb3-phy utmi_wideGS . Udisabledsyscon@fd5b8000%rockchip,rk3588-pcie3-phy-grfsyscon[(syscon@fd5c0000$rockchip,rk3588-pipe-phy-grfsyscon\(syscon@fd5cc000$rockchip,rk3588-usbdpphy-grfsyscon\@(syscon@fd5d4000.rockchip,rk3588-usb2phy-grfsysconsimple-mfd]@@+(usb2phy@4000rockchip,rk3588-usb2phy@D'phyclk usb480m_phy1nwphyapb Udisabled(otg-port Udisabled(i2s@fddc8000rockchip,rk3588-i2s-tdm܀D'mclk_txmclk_rxhclkKndstxGwtx-m Udisabledi2s@fddf4000rockchip,rk3588-i2s-tdm@D99?'mclk_txmclk_rxhclkK6ndstxGwtx-m Udisabledi2s@fddf8000rockchip,rk3588-i2s-tdm߀D++''mclk_txmclk_rxhclkK(ndsrxGwrx-m Udisabledi2s@fde00000rockchip,rk3588-i2s-tdmD&&"'mclk_txmclk_rxhclkK#ndsrxGwrx-m Udisabledpcie@fe150000*rockchip,rk3588-pcierockchip,rk3568-pcie+"0D@E;JOt)'aclk_mstaclk_slvaclk_dbipclkauxpipepciPsyspmcmsglegacyerr,=`P^o~ pcie-phyG"T  @ @0 @@dbiapbconfig&+ wpwrpipeUokaydefault legacy-interrupt-controller, (pcie@fe160000*rockchip,rk3588-pcierockchip,rk3568-pcie+"0DAF<KPu)'aclk_mstaclk_slvaclk_dbipclkauxpipepciPsyspmcmsglegacyerr,=`P^o~ pcie-phyG"T  @ @@0 @@@dbiapbconfig', wpwrpipe Udisabledlegacy-interrupt-controller, (pcie@fe170000*rockchip,rk3588-pcierockchip,rk3568-pcie" /0DBG=LQ)'aclk_mstaclk_slvaclk_dbipclkauxpipepciPsyspmcmsglegacyerr,=`P^o~ g  pcie-phyG"T  @ @0 @@dbiapbconfig(- wpwrpipe+Uokaydefault legacy-interrupt-controller, (ethernet@fe1b0000&rockchip,rk3588-gmacsnps,dwmac-4.20a macirqeth_wake_irq(D67X]40'stmmacethclk_mac_refpclk_macaclk_macptp_refG!# wstmmaceth`'Uokay"output/ :rgmii-rxiddefaultCDLmdiosnps,dwmac-mdio+ethernet-phy@14ethernet-phy-id001c.c916ethernet-phy-ieee802.3-c22defaultUN e |(stmmac-axi-configw(rx-queues-config(queue0queue1tx-queues-config(queue0queue1sata@fe220000'rockchip,rk3588-dwc-ahcisnps,dwc-ahci"(Dc`fUp'satapmaliverxoobrefasic+ Udisabledsata-port@0@ sata-phy  phy@fed90000rockchip,rk3588-usbdp-phyDmW'refclkimmortalpclkutmi(winitcmnlanepcs_apbpma_apb ; N _ u Udisabled(phy@fee10000rockchip,rk3588-naneng-combphyDwW 'refapbpipeK[=Dwphyapb ' Uokay(phy@fee80000rockchip,rk3588-pcie3-phyDy'pclkHwphy ' Uokay(chosen %serial2:1500000n8leds gpio-ledsdefaultio-led Vstatus 1 | 7heartbeatpcie20-avdd0v85-regulatorregulator-fixedpcie20_avdd0v85 P PJpcie20-avdd1v8-regulatorregulator-fixedpcie20_avdd1v8w@w@Jpcie30-avdd0v75-regulatorregulator-fixedpcie30_avdd0v75 q qJpcie30-avdd1v8-regulatorregulator-fixedpcie30_avdd1v8w@w@Jvcc-1v1-nldo-s3-regulatorregulator-fixedvcc_1v1_nldo_s3J(vcc4v0-sys-regulatorregulator-fixed vcc4v0_sys= = J()adc-keys-0 adc-keys M Ybuttons jw@ dbutton-maskrom Maskrom  adc-keys-1 adc-keys M Ybuttons jw@ dbutton-volume-up V+/Recovery s Bhbutton-volume-down V- r \button-menu Menu  button-escape ESC  8pwm-fanpwm-fan _  Psoundsimple-audio-carddefault RK3588 OK3588-C Audio  i2s . Mw  k HeadphonesSpeakerc HeadphonesHeadphonesSpeakerSpeakerMicrophoneInternal MicrophoneMicrophoneHeadset Microphonek HeadphonesLHPHeadphonesRHPSpeakerLSPKSpeakerRSPKLMICPHeadset MicrophoneRMICPInternal Microphonesimple-audio-card,cpu simple-audio-card,codec  (vcc12v-dcin-regulatorregulator-fixed vcc12v_dcin(vcc1v8-sys-regulatorregulator-fixed vcc1v8_sysw@w@Jvcc3v3-pcie2x1l0-regulatorregulator-fixedvcc3v3_pcie2x1l02Z2Z PJ(vcc3v3-pcie2x1l2-regulatorregulator-fixedvcc3v3_pcie2x1l22Z2Z J(lvcc3v3_pcie30-regulatorregulator-fixedvcc3v3_pcie302Z2ZJ(vcc3v3-sys-regulatorregulator-fixed vcc3v3_sys2Z2ZJ(vcc5v0-sys-regulatorregulator-fixed vcc5v0_sysLK@LK@J( compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9spi0spi1spi2spi3spi4mmc0ethernet0ethernet1mmc1cpudevice_typeregenable-methodcapacity-dmips-mhzclocksassigned-clocksassigned-clock-ratescpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachedynamic-power-coefficient#cooling-cellscpu-supplymem-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unifiedportsarm,smc-idshmem#clock-cells#reset-cellsinterruptsclock-frequencyclock-output-namesinterrupt-namesrangesclock-namesoperating-points-v2power-domainsstatusmali-supplyopp-hzopp-microvoltdr_modephysphy-namesphy_typeresetssnps,dis_enblslpm_quirksnps,dis-u1-entry-quirksnps,dis-u2-entry-quirksnps,dis-u2-freeclk-exists-quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirksnps,dis_rxdet_inp3_quirk#iommu-cellsreset-names#phy-cellsrockchip,grfpinctrl-0pinctrl-namesfcs,suspend-voltage-selectorregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayvin-supplyregulator-off-in-suspenddmasdma-namesreg-shiftreg-io-width#pwm-cells#power-domain-cellspm_qosreg-namesiommusrockchip,vop-grfrockchip,vo1-grfrockchip,pmuassigned-clock-parents#sound-dai-cellsbus-range#interrupt-cellsinterrupt-map-maskinterrupt-maplinux,pci-domainmax-link-speedmsi-mapnum-lanesinterrupt-controllerreset-gpiosvpcie3v3-supplyrockchip,php-grfsnps,axi-configsnps,mixed-burstsnps,mtl-rx-configsnps,mtl-tx-configsnps,tsoclock_in_outphy-handlephy-modetx_delayrx_delayreset-assert-usreset-deassert-ussnps,blensnps,wr_osr_lmtsnps,rd_osr_lmtsnps,rx-queues-to-usesnps,tx-queues-to-useports-implementedhba-port-capsnps,rx-ts-maxsnps,tx-ts-maxfifo-depthmax-frequencybus-widthcap-mmc-highspeedcap-sd-highspeedcd-gpiosdisable-wpno-sdiono-mmcsd-uhs-sdr104vqmmc-supplymmc-hs400-1_8vmmc-hs400-enhanced-strobeno-sdnon-removablerockchip,trcm-sync-tx-onlymbi-aliasmbi-rangesmsi-controller#msi-cellsaffinityarm,pl330-periph-burst#dma-cellsgpio-controller#gpio-cellsvcc-supplynum-csspi-max-frequencysystem-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvcc13-supplyvcc14-supplyvcca-supplypinsfunctionregulator-enable-ramp-delayregulator-suspend-microvoltregulator-on-in-suspendrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polaritypinctrl-1#thermal-sensor-cells#io-channel-cellsvref-supplybitsrockchip,u2phy-grfrockchip,usb-grfrockchip,usbdpphy-grfrockchip,vo-grfrockchip,pipe-grfrockchip,pipe-phy-grfgpio-rangesbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enablerockchip,pinsrockchip,phy-grfstdout-pathcolorlinux,default-triggerio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervallabellinux,codepress-threshold-microvoltcooling-levelsfan-supplypwmssimple-audio-card,namesimple-audio-card,bitclock-mastersimple-audio-card,formatsimple-audio-card,frame-mastersimple-audio-card,hp-det-gpiosimple-audio-card,mclk-fssimple-audio-card,pin-switchessimple-audio-card,widgetssimple-audio-card,routingsound-daistartup-delay-us